1 of 3

Slide Notes

DownloadGo Live

Learn OVM/UVM

Published on Feb 09, 2016

No Description

PRESENTATION OUTLINE

Learn OVM/UVM

SystemVerilog based Methodology
Photo by Will Montague

What is OVM/UVM

  • Popular Verification Methodologies
  • SystemVerilog Language based 
  • Aimed at improving Verification productivity
  • Must have skills for a Verification job in VLSI
  • Hard to learn from text books or user guides
Photo by kevin dooley

Learn OVM/UVM from Scratch

Self paced online courses
Photo by Jazzyblue TR